# **KAF-3040CE**

2144 (H) x 1432 (V) Pixel

# **Full-Frame CCD Color Image Sensor**

**Performance Specification** 

**Eastman Kodak Company** 

**Image Sensor Solutions** 

Rochester, New York 14650-2010

**Revision E** 

November 29, 1999



# TABLE OF CONTENTS

1.1 Features	. 3
1.2 Description	. 3
1.3 Image Acquisition	. 4
1.4 Charge Transport	. 4
1.5 Output Structure	
1.6 Dark Reference Pixels	. 4
1.7 Active Buffer Pixels	. 4
1.8 Dummy Pixels	. 4
2.1 Package Drawing	. 5
2.2 Pin Description	
3.1 Absolute Maximum Ratings	. 7
3.2 DC Operating Conditions	. 8
3.3 AC Operating Conditions	. 9
3.4 AC Timing Conditions	.9
3.3 Timing Diagrams	10
4.1 Performance Specifications	11
4.2 Typical Performance Characteristics	12
4.3 Defect Specifications	13
5.1 Quality Assurance and Reliability	14
5.2 Ordering Information	14
FIGURES	
Figure 1 Functional Block Diagram	
Figure 2 Package Diagram	
Figure 3 Package Pin Designations	
Figure 4 Recommended Output Structure Load Diagram	
Figure 5 Timing Diagrams	
Figure 6 Typical Quantum Efficiency Curves (Clear Cover Glass)	
Figure 7 Typical Quantum Efficiency Curves (IR Cover Glass)	12
APPENDIX	
AFFENDIA	
Appendix 1 Part Number Availability	15



#### 1.1 Features

- 3M Pixel Color Area CCD
- 2144 (H) x 1432 (V) Photosensitive Pixels
- 6.8µm (H) x 6.8µm (V) Pixel Size
- 14.5mm (H) x 9.7mm (V) Photosensitive Area
- 2-Phase Register Clocking
- Enhanced Responsivity
- Antiblooming Protection
- High Fill Factor (68%)
- High Output Sensitivity (19 V/e<sup>-</sup>)
- Low Dark Current (< 10pA/cm<sup>2</sup> @ 25°C)

## 1.2 Description

The KAF-3040CE is a high performance color array CCD (charge coupled device) image sensor with 2144H x 1432V photoactive pixels designed for a wide range of color image sensing applications including digital imaging. Each pixel contains antiblooming protection by means of a lateral overflow drain thereby preventing image corruption during high light level conditions. Each of the 6.8 mm square pixels are selectively covered with red, green or blue filters for color separation. The photoactive pixels are surrounded by a border of buffer and light shielded pixels as shown in figure 1. Total chip size is 16.5mm x 11.4mm and is housed in a 24 pin, 0.805" wide DIL ceramic package with 0.1" pin spacing.




Figure 1 - Functional Block Diagram



Eastman Kodak Company – Image Sensor Solutions - Rochester, NY 14650-2010 Phone (716) 722-4385 Fax (716) 477-4947 Web: www.kodak.com/go/ccd E-mail: ccd@kodak.com

3 11/29/99

# 1.3 Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the device. These photon induced electrons are collected locally by the formation of potential wells at each photogate or pixel site. The number of electrons collected is linearly dependent on light level and exposure time and non-linearly dependent on wavelength. When the pixel's capacity is reached, excess electrons are discharged into the lateral overflow drain to prevent crosstalk or 'blooming'. During the integration period, the  $\phi V1$  and  $\phi V2$  register clocks are held at a constant (low) level. See Figure 5 – Timing Diagrams.

## 1.4 Charge Transport

Referring again to Figure 5 – Timing Diagrams, the integrated charge from each photogate is transported to the output using a two step process. Each line (row) of charge is first transported from the vertical CCD's to a horizontal CCD register using the  $\phi V1$  and  $\phi V2$  register clocks. The horizontal CCD is presented a new line on the falling edge of  $\phi V1$  while  $\phi H2$  is held high. The horizontal CCD's transports each line, pixel by pixel, to the output structure by alternately clocking the  $\phi H1$  and  $\phi H2$  pins in a complementary fashion. On each falling edge of  $\phi H1$  a new charge packet is dumped onto a floating diffusion and sensed by the output amplifier.

## 1.5 Output Structure

Charge presented to the floating diffusion (FD) is converted into a voltage and current amplified in order to drive off-chip loads. The resulting voltage change seen at the output is linearly related to the amount of charge placed on FD. Once the signal has been sampled by the system electronics, the reset gate  $(\phi R)$  is clocked to remove the signal and FD is reset to the potential applied by reset drain (RD). More signal at the floating diffusion reduces the voltage seen at the output pin. In order to activate the output structure, an off-chip load must be applied to the Vout pin of the device - see Figure 4.

## 1.6 Dark Reference Pixels

Surrounding the periphery of the device is a border of light shielded pixels. This includes 34 leading and 34 trailing pixels on every line excluding dummy pixels. There are also 34 full dark lines at the start of every frame and 4 full dark lines at the end of each frame. Under normal circumstances, these pixels do not respond to light. However, dark reference pixels in close proximity to an active pixel, or the outer bounds of the chip (including the first two lines out), can scavenge signal depending on light intensity and wavelength.

#### 1.7 Active Buffer Pixels

The first 20 pixels in from any dark reference regions are classified as active buffer pixels. These pixels are light sensitive but tend to have inconsistent spectral responsivities than the remainder of the array. Active buffer pixels are not tested for defects and uniformity.

## 1.8 Dummy Pixels

Within the horizontal shift register are 8 leading and 2 trailing additional shift phases which are not associated with a column of pixels within the vertical register. These pixels contain only horizontal shift register dark current signal and do not respond to light. A few leading dummy pixels may scavenge false signal depending on operating conditions.



4

# 2.1 Package Drawing




Figure 2 - Packaging Diagram



# 2.2 Pin Description

Pin	Symbol	Description	Pin	Symbol	Description
1	OG	Output Gate	13, 14	Vsub	Substrate (Ground)
2	Vout	Video Output	15, 16	φV1	Vertical CCD Clock - Phase 1
3	Vdd	Amplifier Supply	17, 18	φV2	Vertical CCD Clock - Phase 2
4	Vrd	Reset Drain	19, 20	φV2	Vertical CCD Clock - Phase 2
5	φR	Reset Clock	21, 22	φV1	Vertical CCD Clock - Phase 1
6	Vss	Amplifier Supply Return	23	LOD	Lateral Overflow Drain / Guard Ring
7	фH1	Horizontal CCD Clock - Phase 1	24	N/C	No Connect
8	фН2	Horizontal CCD Clock - Phase 2			
10	N/C	No Connect			
11	N/C	No Connect			
12	Vsub	Substrate (Ground)			




Figure 3 - Package Pin Designations

6



# 3. 1 Absolute Maximum Ratings

Description	Symbol	Min.	Max.	Units	Notes
Diode Pin Voltages	Vdiode	0	16	V	1, 2
Gate Pin Voltages - Type 1	Vgate1	-10	10	V	1, 3
Gate Pin Voltages - Type 2	Vgate2	0	10	V	1, 4
Inter-Gate Voltages	Vg-g		10	V	5
φV1-φH2 Voltages	$V_{V-H}$		17	V	6
φV1, φV2 - LOD Voltages	$V_{V-L}$		20	V	7
Output Bias Current	Iout		-10	mA	8
Output Load Capacitance	Cload		15	pF	8
Temperature	T	0	70	°C	9
Humidity	RH	5	90	%	10

### **Notes:**

- 1. Referenced to pin Vsub.
- 2. Includes pins: Vrd, Vdd, Vss, Vout and Guard/LOD.
- 3. Includes pins:  $\phi$ V1,  $\phi$ V2,  $\phi$ H1,  $\phi$ H2.
- 4. Includes pins with ESD protection:  $\phi R$ , OG.
- 5. Voltage difference between overlapping gates. Includes: φV1 to φV2, φH1 to φH2, φH1 to OG.
- 6. Voltage difference between overlapping gates. Includes: φV1 to φH2.
- 7. Voltage difference between  $\phi V1$ ,  $\phi V2$  gates and LOD/Guard diode.
- 8. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher currents at the expense of reduced gain (sensitivity). Operation at these values will reduce MTTF.
- 9. Operating and storage temperature. Noise performance will degrade at higher temperatures. Long term storage at these temperatures will accelerate color filter degradation.
- 10. T=25°C. Excessive humidity will degrade MTTF.

<b>CAUTION:</b>	This device contains limited protection against Electrostatic
	Discharge (ESD). Devices should be handled in accordance to
	strict ESD procedures for Class 1 devices.




7

# 3.2 DC Operating Conditions

Description	Symbol	Min.	Nom.	Max.	Units	Max DC Current	Notes
						(mA)	
Reset Drain	Vrd	11.3	11.5	11.7	V	0.01	
Output Amplifier Return	Vss	0.5	1.0	1.5	V	0.45	
Output Amplifier Supply	Vdd	14.5	15.0	15.5	V	Iout + Iss	
Substrate	Vsub		0		V	0.01	
Output Gate	OG	4.8	5.0	5.2	V	0.01	
Lateral Drain / Guard Ring	LOD/Guard	9.5	10.0	10.5	V	0.01	
Video Output Current	Iout		-5	-10	mA	-	1

#### **Notes:**

1. An output load sink must be applied to Vout to activate output amplifier - see figure below.



Component values may be revised based on operating conditions and other design considerations.

Figure 4 - Recommended Output Structure Load Diagram



# 3.3 AC Operating Conditions

Description	Symbol	Level	Min.	Nom.	Max.	Units	Est. Effective Capacitance	Notes
							Capacitance	
Vertical CCD Clock - Phase 1	φV1	Low	-8.7	-8.5	-8.3	V	90 nF	1
		High	1.3	1.5	1.7	V		
Vertical CCD Clock - Phase 2	φV2	Low	-8.7	-8.5	-8.3	V	90 nF	1
		High	1.3	1.5	1.7	V		
Horizontal CCD Clock - Phase 1	фH1	Low	-2.7	-2.5	-2.3	V	170 pF	1
		High	9.3	9.5	9.7	V		
Horizontal CCD Clock - Phase 2	фН2	Low	-2.7	-2.5	-2.3	V	250 pF	1
		High	9.3	9.5	9.7	V		
Reset Clock	φR	Low	3.3	3.5	3.7	V	5 pF	1
		High	10.3	10.5	10.7	V		

#### **Notes:**

# 3.4 AC Timing Conditions

Description	Symbol	Min.	Nom.	Max.	Units	Notes
φH1, φH2 Clock Frequency	$f_H$		4	10	MHz	1, 2
φV1, φV2 Clock Frequency	$f_V$		50		kHz	1, 2
φH1, φH2 Rise / Fall Times		5		10	%	3
φV1, φV2 Rise / Fall Times		5		10	%	3
фН1 - фН2 Cross-over		30	50	70	%	4a
Pixel Period (1 Count)	te		250		ns	2
φH1, φH2 Setup Time	$t_{\phi HS}$	1	5		μs	
φR Clock Pulse width	$t_{\phi R}$	10	20		ns	5
φV1, φV2 Clock Pulse Width	$t_{\phi V}$		10		μs	2
φV1 – φV2 Clock Overlap	$t_{ m \phi VOl}$		5		μs	
фН1 - Video Delay	$t_{\mathrm{HV}}$		8*		ns	
φR - Video Delay	t <sub>RV</sub>		4*		ns	
Readout Time	t <sub>readout</sub>		890		ms	7
Integration Time	t <sub>int</sub>		Note 4			7
Line Time	$t_{ m line}$		590		μs	
Flush Time	$t_{\mathrm{flush}}$		31		ms	

- 1. 50% duty cycle values.
- 2. CTE will degrade above the nominal frequency.
- 3. Relative to the clock period (based on 10/90% of high/low levels)
- 4a. Relative to clock amplitude.

- 4b. Relative to ground.
- 5.  $\phi R$  should be clocked continuously
- 6. Integration time is user specified.
- 7. Longer times will degrade noise performance.





<sup>1.</sup> All pins draw less than  $10\mu A$  DC current. Capacitance values relative to V.

φV1


φV2

# Frame Timing 1 Frame = 1510 treadout 1 509 1510






Line



- \* Lines 1-34 and 1507-1510 are full lines of dark reference pixels.
- \* Lines 35-54 and 1487-1506 are lines of photoactive buffer pixels.

## **Pixel Timing Detail**



## **Power-up Flush Cycle**




Figure 5 - Timing Diagrams



Eastman Kodak Company – Image Sensor Solutions - Rochester, NY 14650-2010 Phone (716) 722-4385 Fax (716) 477-4947

Web: www.kodak.com/go/ccd E-mail: ccd@kodak.com

# 4.1 Performance Specifications

All values measured at 25°C, 4MHz data rates, tint = 250msec, treadout = 890msec, nominal operating conditions and using the recommended output load circuits unless specified otherwise. These parameters exclude defective pixels.

Description	Symbol	Min.	Nom.	Max.	Units	Notes	Sampling
Saturation Signal	Vsat		650*		mV	1a	die
Linear Saturation Signal	LVsat	500*			mV	1a, 1b	die
Red Quantum Efficiency (λ=630nm)	Rr	17	21	25	% QE		lot
Green Quantum Efficiency (λ=540nm)	Rg	14	17	20	% QE		
Blue Quantum Efficiency (λ=460nm)	Rb	9	12	15	% QE		
High Level Photoresponse Non-Linearity	PRNL			1	%	2a	die
Low Level Photoresponse Non-Linearity	LLIN YINT	-5.0	TBD	5.0	mV	2b	die
Photoresponse Non-Uniformity	PRNU		5		%	3	die
Dark Signal	Vdark		0.6		mV	4	die
Dark Signal Non-Uniformity	DSNU				mV p-p	5	die
Dark Signal Doubling Temperature		5	6.3	7	°C		design
Read Noise	N		10		e rms	6	design
Linear Dynamic Range	DR	68*	70*		dB	7	design
Red Hue Shift	R HUE		TBD	10*	%	8	die
Blue Hue Shift	B HUE		TBD	10*	%	8	die
Charge Transfer Efficiency	CTE	0.99995	0.999993			9	die
Antiblooming Margin	Xab	8	200*			10	die
Output Amplifier DC Offset	Vodc		9*		V	11	die
Output Amplifier Bandwidth	f <sub>-3dB</sub>	64	80		MHz	12	design
Output Video Feedthrough	$V_{oft}$		35*		mV	13	design
Reset Feedthrough	$V_R$		800		mV	14	design

#### Notes

- 1a. Increasing output load currents to improve bandwidth will decrease these values.
- 1b. Maximum signal level achieved while meeting PRNL specification.
- 2. Worst case deviation between Vsat/2 and Vsat relative to a linear fit applied between Vsat/2 ± Vsat/8 signal levels (center ¼ of data).
- 3. Difference between the maximum and minimum average signal levels of 128 x 128 blocks within the sensor on a per color basis as a % of average signal level.
- 4. Average non-illuminated signal w.r.t. over clocked horizontal register signal.
- 5. Absolute difference between the maximum and minimum average signal levels of 64 x 64 blocks within the sensor.
- 6. rms deviation of a multi-sampled pixel measured in the dark including amplifier noise sources.
- 7. 20log(Vsat/N) see Note 6 and note 1b.
- 8. Gradual variations in hue (red w.r.t. green pixels and blue w.r.t. green pixels) in regions of interest (128 x 128 blocks) within the sensor.
- 9. Measured per transfer at Vsat min.
- 10. Number of times above the Vsat illumination level required to bloom the sensor (all columns of imager).
- 11. Video level offset w.r.t. ground
- 12. Last stage only. Assumes 10pF off-chip load.
- 13. Amount of artificial signal due to  $\phi H2$  coupling.
- 14. Amplitude of feedthrough pulse in Vout due to  $\Phi R$  coupling



# **4.2** Typical Performance Characteristics




Figure 6 - Typical Quantum Efficiency Curves (Clear Cover Glass)




Figure 7 - Typical Quantum Efficiency Curves (IR Cover Glass)



## 4.3 Defect Classification

All defect tests performed at  $T=25^{\circ}$ C,  $t_{int} = 250$  msec and  $t_{readout} = 890$  msec

## **Total Defects**

Points	Clusters	Columns
Total	Total	Total
<u>&lt;</u> 10	<u>≤</u> 5	<u>≤</u> 0

**Point Defects** 

A pixel which deviates by more than 5mV above or below neighboring pixels under non-illuminated or low light level (<50mV) conditions

-- OR --

A pixel which deviates by more than 7% above or 11% below neighboring pixels under illuminated conditions.

**Cluster Defect** 

A grouping of not more than 5 adjacent point defects.

**Column Defect** 

A grouping of 6 or more point defects along a single column

-- OR --

A column which deviates by more than 0.5mV above or below neighboring columns under non-illuminated or low light level conditions

-- OR --

A column which deviates by more than 1.5% above or below neighboring columns under illuminated conditions

Column defects are separated by no less than 5 good columns in either direction



# 5.1 Quality Assurance and Reliability

- 5.1.1 Quality Strategy: All devices will conform to the specifications stated in this document. This is accomplished through a combination of statistical process control and inspection at key points of the production process.
- 5.1.2 Replacement: All devices are warranted against failure in accordance with the terms of Terms of Sale.
- 5.1.3 Cleanliness: Devices are shipped free of contamination, scratches, etc. that would cause a visible defect.
- 5.1.4 ESD Precautions: Devices are shipped in a static-safe container and should only be handled at static-safe work-stations.
- 5.1.5 Reliability: Information concerning the quality assurance and reliability testing procedures and results are available from the Microelectronics Technology Division and can be supplied upon request.
- 5.1.6 Test Data Retention: Devices have an identifying number of traceable to a test data file. Test data is kept for a period of 2 years after date of shipment.

# 5.2 Ordering Information

See Appendix A for available part numbers.

Address all inquiries and purchase orders to:

Image Sensor Solutions Eastman Kodak Company Rochester, New York 14650-2010

Phone: (716) 722-4385 Fax: (716) 477-4947 E-mail: ccd@kodak.com

Kodak reserves the right to change any information contained herein without notice. All information furnished by Kodak is believed to be accurate.

## WARNING: LIFE SUPPORT APPLICATIONS POLICY

Kodak image sensors are not authorized for and should not be used within Life Support Systems without the specific written consent of the Eastman Kodak Company. Product warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.



# **Appendix**

# Appendix 1 - Part Number Availability

Note: This appendix may be updated independently of the performance specification. Contact Eastman Kodak Company for the latest revision.

Device Name	Available	Features
	Part Numbers	
KAF-3040CE	2H4564	2144(H) x 1432(V) Full-Frame Color CCD Image Sensor

